Skip to content

DTL H2000 hardware reverse engineering

Nicolas Noble edited this page Feb 27, 2020 · 20 revisions

100 pins bridge

On the DTL-H2000, the SBUS of the PlayStation has several buffers and level translators, unlike the retail hardware. Tracing through it is therefore a bit more difficult.

The most important piece of information however is probably the pinout of the 100 pins bridge over the two cards. It contains all of the SBUS signals, and more. Note that most of these signals won't go directly to their respective devices, but instead will go over level translators and buffers. The buffers will usually force the signal direction in a certain way only, and this will be described when applicable in the table below.

signal CPU tr pin translator br tr pin br pin br tr pin translator PIO tr pin
GND 1
GND 2
3
4
5
6
7
8
9
GND 10
11
12
13
14
GND 15
16
17
18
19
GND 20
21
22
23
24
GND 25
26
27
28
29
GND 30
31
32
33
34
35
D15 36 p47 U732 p2
D14 37 p46 U732 p3
D13 38 p44 U732 p5
D12 39 p43 U732 p6
GND 40
D11 41 p41 U732 p8
D10 42 p40 U732 p9
D9 43 p38 U732 p11
D8 44 p37 U732 p12
GND 45
D7 46 p36 U732 p13
D6 47 p35 U732 p14
D5 48 p33 U732 p16
D4 49 p32 U732 p17
GND 50
D3 51 p30 U732 p19
D2 52 p29 U732 p20
D1 53 p27 U732 p22
D0 54 p26 U732 p23
GND 55
56
57
58
GND 59
60
61
62
63
64
65
66
!RESET 11 (2Y3) U65 38 (2A3) <--67-- 8 (2Y1) U737 41 (2A1)
68
GND 69
70
71
72
73
74
75
76
77
GND 78
79
GND 80
81
82
83
GND 84
85
86
87
GND 88
89
GND 90
91
92
93
94
95
96
97
98
GND 99
GND 100