Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench. By definition, a half adder is a digital circuit that receives two (one bit binary) inputs A and B, and outputs both their sum and carry.
-
Notifications
You must be signed in to change notification settings - Fork 0
hidrogencloride/verilog-halfAdder
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|