Skip to content
View htrinath's full-sized avatar

Highlights

  • Pro

Block or report htrinath

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. differential-end-csvco differential-end-csvco Public

    This repository presents the design of Differential End Current Starved VCO implemented using Synopsys Custom Compiler on 28nm Technology

    HTML 3 5

  2. hdl-codes hdl-codes Public

    Collection of HDL codes

    C 1

  3. 8-bit-RAM-mixed-signal-design 8-bit-RAM-mixed-signal-design Public

    This repository contains the mixed signal design of a 8-bit RAM implemented using eSIM and NgVeri

    Verilog 1 1

  4. 8-bit-RAM-analog-design-28nm-CMOS-technology 8-bit-RAM-analog-design-28nm-CMOS-technology Public

    This repository contains the analog design of a 8-bit RAM in 28nm CMOS Technology implemented using Synopsis Custom Compiler.

    1

  5. 3-bit-adc 3-bit-adc Public

    This repository contains the design of 3-Bit Analog to Digital Converter implemented using eSim

    1

  6. ee599-hw1-group3 ee599-hw1-group3 Public

    Verilog 1