Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SYCL][FPGA] Rename [[intel::disable_loop_pipelining]] attribute function metadata #11372

Merged
merged 6 commits into from
Oct 12, 2023
Merged

[SYCL][FPGA] Rename [[intel::disable_loop_pipelining]] attribute function metadata #11372

Show file tree
Hide file tree
Changes from 5 commits
Commits
Show all changes
6 commits
Select commit Hold shift + click to select a range
d14353e
[SYCL][FPGA] Rename [[intel::disable_loop_pipelining]] attribute meta…
smanna12 Oct 2, 2023
d27d105
Fix clang format errors
smanna12 Oct 2, 2023
eab3428
Revert loop metadata changs, update function metadata, and rename file
smanna12 Oct 6, 2023
47241ba
revert loop codegen change
smanna12 Oct 6, 2023
4226e86
Fix clang format errors
smanna12 Oct 6, 2023
624a580
Update doc with small suggested nit
smanna12 Oct 12, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 4 additions & 5 deletions clang/include/clang/Basic/AttrDocs.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3357,11 +3357,10 @@ def SYCLIntelDisableLoopPipeliningAttrDocs : Documentation {
let Heading = "intel::disable_loop_pipelining";
let Content = [{
This attribute applies to a loop or a function. Takes no arguments and
disables pipelining of the loop or function data path, causing the loop
or function to be executed serially. Cannot be used on the same loop or
function, or in conjunction with ``speculated_iterations``, ``max_concurrency``,
``initiation_interval``, ``ivdep``, ``max_reinvocation_delay`` or
``enable_loop_pipelining`` attribute.
indicates that the kernel should be pipelined or not. Cannot be used on the
bowenxue-intel marked this conversation as resolved.
Show resolved Hide resolved
smanna12 marked this conversation as resolved.
Show resolved Hide resolved
same loop or function, or in conjunction with ``speculated_iterations``,
``max_concurrency``, ``initiation_interval``, ``ivdep``,
``max_reinvocation_delay`` or ``enable_loop_pipelining`` attribute.
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks @bowenxue-intel for reviews. We added support for "enable_loop_pipeling" on #9263

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Hi @smanna12 , after talking it over with some of my colleagues, we decided with the knowledge that both [[intel::disable_loop_pipelining]] and [[intel::enable_loop_pipelining]] are currently generating the same metadata, to leave the implementation for that as is in order to be unified in the SPIR-V translation side.

I believe you can revert your changes in this file, CGLoopInfo.cpp, and intel-fpga-loops.cpp

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks @bowenxue-intel for the update.

I believe you can revert your changes in this file, CGLoopInfo.cpp, and intel-fpga-loops.cpp

Sure. Done


.. code-block:: c++

Expand Down
5 changes: 2 additions & 3 deletions clang/lib/CodeGen/CodeGenFunction.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -789,9 +789,8 @@ void CodeGenFunction::EmitKernelMetadata(const FunctionDecl *FD,

if (FD->hasAttr<SYCLIntelDisableLoopPipeliningAttr>()) {
llvm::Metadata *AttrMDArgs[] = {
llvm::ConstantAsMetadata::get(Builder.getInt32(1))};
Fn->setMetadata("disable_loop_pipelining",
llvm::MDNode::get(Context, AttrMDArgs));
llvm::ConstantAsMetadata::get(Builder.getInt32(0))};
Fn->setMetadata("pipeline_kernel", llvm::MDNode::get(Context, AttrMDArgs));
}

if (const auto *A = FD->getAttr<SYCLIntelInitiationIntervalAttr>()) {
Expand Down
6 changes: 3 additions & 3 deletions ...t/CodeGenSYCL/disable_loop_pipelining.cpp → clang/test/CodeGenSYCL/pipeline_kernel.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -29,8 +29,8 @@ int main() {
return 0;
}

// CHECK: define dso_local spir_kernel void @{{.*}}test_kernel1() #0 {{.*}} !disable_loop_pipelining ![[NUM5:[0-9]+]]
// CHECK: define dso_local spir_kernel void @{{.*}}test_kernel1() #0 {{.*}} !pipeline_kernel ![[NUM5:[0-9]+]]
// CHECK: define dso_local spir_kernel void @{{.*}}test_kernel2() #0 {{.*}} ![[NUM4:[0-9]+]]
// CHECK: define dso_local spir_kernel void @{{.*}}test_kernel3() #0 {{.*}} !disable_loop_pipelining ![[NUM5]]
// CHECK: define dso_local spir_kernel void @{{.*}}test_kernel3() #0 {{.*}} !pipeline_kernel ![[NUM5]]
// CHECK: ![[NUM4]] = !{}
// CHECK: ![[NUM5]] = !{i32 1}
// CHECK: ![[NUM5]] = !{i32 0}