Fix typo in field name for TRACE peripheral on C6/H2

jessebraham · Feb 5, 2024 · a066f0e · a066f0e
1 parent 4fe526e
commit a066f0e
Show file tree

Hide file tree

Showing 4 changed files with 32 additions and 20 deletions.
diff --git a/esp32c6/src/trace/mem_start_addr.rs b/esp32c6/src/trace/mem_start_addr.rs
@@ -2,24 +2,24 @@
 pub type R = crate::R<MEM_START_ADDR_SPEC>;
 #[doc = "Register `MEM_START_ADDR` writer"]
 pub type W = crate::W<MEM_START_ADDR_SPEC>;
-#[doc = "Field `MEM_STAET_ADDR` reader - The start address of trace memory"]
-pub type MEM_STAET_ADDR_R = crate::FieldReader<u32>;
-#[doc = "Field `MEM_STAET_ADDR` writer - The start address of trace memory"]
-pub type MEM_STAET_ADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
+#[doc = "Field `MEM_START_ADDR` reader - The start address of trace memory"]
+pub type MEM_START_ADDR_R = crate::FieldReader<u32>;
+#[doc = "Field `MEM_START_ADDR` writer - The start address of trace memory"]
+pub type MEM_START_ADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
 impl R {
     #[doc = "Bits 0:31 - The start address of trace memory"]
     #[inline(always)]
-    pub fn mem_staet_addr(&self) -> MEM_STAET_ADDR_R {
-        MEM_STAET_ADDR_R::new(self.bits)
+    pub fn mem_start_addr(&self) -> MEM_START_ADDR_R {
+        MEM_START_ADDR_R::new(self.bits)
     }
 }
 #[cfg(feature = "impl-register-debug")]
 impl core::fmt::Debug for R {
     fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
         f.debug_struct("MEM_START_ADDR")
             .field(
-                "mem_staet_addr",
-                &format_args!("{}", self.mem_staet_addr().bits()),
+                "mem_start_addr",
+                &format_args!("{}", self.mem_start_addr().bits()),
             )
             .finish()
     }
@@ -34,8 +34,8 @@ impl W {
     #[doc = "Bits 0:31 - The start address of trace memory"]
     #[inline(always)]
     #[must_use]
-    pub fn mem_staet_addr(&mut self) -> MEM_STAET_ADDR_W<MEM_START_ADDR_SPEC> {
-        MEM_STAET_ADDR_W::new(self, 0)
+    pub fn mem_start_addr(&mut self) -> MEM_START_ADDR_W<MEM_START_ADDR_SPEC> {
+        MEM_START_ADDR_W::new(self, 0)
     }
     #[doc = r" Writes raw bits to the register."]
     #[doc = r""]

diff --git a/esp32c6/svd/patches/esp32c6.yaml b/esp32c6/svd/patches/esp32c6.yaml
@@ -111,3 +111,9 @@ SHA:
       dim: 16
       dimIncrement: 0x4
       size: 0x20
+
+TRACE:
+  MEM_START_ADDR:
+    _modify:
+      MEM_STAET_ADDR:
+        name: MEM_START_ADDR
diff --git a/esp32h2/src/trace/mem_start_addr.rs b/esp32h2/src/trace/mem_start_addr.rs
@@ -2,24 +2,24 @@
 pub type R = crate::R<MEM_START_ADDR_SPEC>;
 #[doc = "Register `MEM_START_ADDR` writer"]
 pub type W = crate::W<MEM_START_ADDR_SPEC>;
-#[doc = "Field `MEM_STAET_ADDR` reader - The start address of trace memory"]
-pub type MEM_STAET_ADDR_R = crate::FieldReader<u32>;
-#[doc = "Field `MEM_STAET_ADDR` writer - The start address of trace memory"]
-pub type MEM_STAET_ADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
+#[doc = "Field `MEM_START_ADDR` reader - The start address of trace memory"]
+pub type MEM_START_ADDR_R = crate::FieldReader<u32>;
+#[doc = "Field `MEM_START_ADDR` writer - The start address of trace memory"]
+pub type MEM_START_ADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
 impl R {
     #[doc = "Bits 0:31 - The start address of trace memory"]
     #[inline(always)]
-    pub fn mem_staet_addr(&self) -> MEM_STAET_ADDR_R {
-        MEM_STAET_ADDR_R::new(self.bits)
+    pub fn mem_start_addr(&self) -> MEM_START_ADDR_R {
+        MEM_START_ADDR_R::new(self.bits)
     }
 }
 #[cfg(feature = "impl-register-debug")]
 impl core::fmt::Debug for R {
     fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
         f.debug_struct("MEM_START_ADDR")
             .field(
-                "mem_staet_addr",
-                &format_args!("{}", self.mem_staet_addr().bits()),
+                "mem_start_addr",
+                &format_args!("{}", self.mem_start_addr().bits()),
             )
             .finish()
     }
@@ -34,8 +34,8 @@ impl W {
     #[doc = "Bits 0:31 - The start address of trace memory"]
     #[inline(always)]
     #[must_use]
-    pub fn mem_staet_addr(&mut self) -> MEM_STAET_ADDR_W<MEM_START_ADDR_SPEC> {
-        MEM_STAET_ADDR_W::new(self, 0)
+    pub fn mem_start_addr(&mut self) -> MEM_START_ADDR_W<MEM_START_ADDR_SPEC> {
+        MEM_START_ADDR_W::new(self, 0)
     }
     #[doc = r" Writes raw bits to the register."]
     #[doc = r""]

diff --git a/esp32h2/svd/patches/esp32h2.yaml b/esp32h2/svd/patches/esp32h2.yaml
@@ -123,3 +123,9 @@ SHA:
       dim: 16
       dimIncrement: 0x4
       size: 0x20
+
+TRACE:
+  MEM_START_ADDR:
+    _modify:
+      MEM_STAET_ADDR:
+        name: MEM_START_ADDR