forked from olofk/fusesoc
-
Notifications
You must be signed in to change notification settings - Fork 6
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
test_virtual: Create test case for desired resolution
Extend test_virtual() cases to show desired dependency resolution when one core depends on a virtual VLNV and another core has an explicit dependency on an implementing core for that virtual VLNV. The solver should choose that one implementing core and no other. Signed-off-by: Alexander Williams <awill@opentitan.org>
- Loading branch information
Showing
3 changed files
with
58 additions
and
11 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,21 @@ | ||
CAPI=2: | ||
# Copyright FuseSoC contributors | ||
# Licensed under the 2-Clause BSD License, see LICENSE for details. | ||
# SPDX-License-Identifier: BSD-2-Clause | ||
|
||
name: ::top_impl1:0 | ||
filesets: | ||
rtl: | ||
depend: | ||
- ::user:0 | ||
- ::impl1:0 | ||
files: | ||
- top_impl1.sv | ||
file_type: systemVerilogSource | ||
|
||
|
||
targets: | ||
default: | ||
filesets: | ||
- rtl | ||
toplevel: top_impl1 |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,21 @@ | ||
CAPI=2: | ||
# Copyright FuseSoC contributors | ||
# Licensed under the 2-Clause BSD License, see LICENSE for details. | ||
# SPDX-License-Identifier: BSD-2-Clause | ||
|
||
name: ::top_impl2:0 | ||
filesets: | ||
rtl: | ||
depend: | ||
- ::user:0 | ||
- ::impl2:0 | ||
files: | ||
- top_impl2.sv | ||
file_type: systemVerilogSource | ||
|
||
|
||
targets: | ||
default: | ||
filesets: | ||
- rtl | ||
toplevel: top_impl2 |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters