Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add simulation wavefile to git ignore #76

Merged
merged 1 commit into from
Dec 17, 2023

Conversation

marnovandermaas
Copy link
Contributor

@marnovandermaas marnovandermaas commented Dec 14, 2023

These files are generated by Verilator when using the -t option. This is an example command that produces sim.fst:

./build/lowrisc_ibex_demo_system_0/sim-verilator/Vibex_demo_system -t --meminit=ram,$(pwd)/sw/c/build/demo/hello_world/demo

.gitignore Outdated Show resolved Hide resolved
These wave files are produces by Verilator when tracing is enabled.
@nbdd0121 nbdd0121 merged commit 5bfcaad into lowRISC:main Dec 17, 2023
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants