Skip to content
Ibex Private CI

[rtl] Fix counter reset value on FPGA #205

Sign in to view logs

[rtl] Fix counter reset value on FPGA

[rtl] Fix counter reset value on FPGA #205

Triggered via pull request November 27, 2024 14:31
@nasahlpanasahlpa
opened #2226
Status Success
Total duration 12s
Artifacts –

private-ci.yml

on: pull_request_target
Trigger Private CI
2s
Trigger Private CI
Fit to window
Zoom out
Zoom in