Skip to content
View mshetty149's full-sized avatar

Block or report mshetty149

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Placer-and-router-software-for-VLSI Placer-and-router-software-for-VLSI Public

    Placer and Router for standard cells

    NewLisp 1 1

  2. Hardware-Designs Hardware-Designs Public

    RTL Designs along with testbenches to verify them written in Verilog. Icarus Verilog an open source simulator was used for simulations.

    Verilog 1

  3. hello-world hello-world Public

    This project is just for practice in using Github for project management

  4. wavedrom.github.io wavedrom.github.io Public

    Forked from wavedrom/wavedrom.github.io

    Digital timing diagram editor

    JavaScript

  5. bootcamp_assignments bootcamp_assignments Public

    Forked from srinivaskrn/bootcamp_assignments

    Bootcamp assignments

    SystemVerilog