Skip to content

Commit

Permalink
Merge pull request #2901 from o1-labs/dw/and-tests
Browse files Browse the repository at this point in the history
o1vm/riscv32im: add tests for AND
  • Loading branch information
dannywillems authored Dec 24, 2024
2 parents 95218a3 + b123426 commit 8fe531a
Show file tree
Hide file tree
Showing 3 changed files with 48 additions and 0 deletions.
Binary file added o1vm/resources/programs/riscv32im/bin/and
Binary file not shown.
30 changes: 30 additions & 0 deletions o1vm/resources/programs/riscv32im/src/and.S
Original file line number Diff line number Diff line change
@@ -0,0 +1,30 @@
.section .text
.globl _start

_start:

# Simple AND
li t0, 0b1100 # t0 = 0b1100
li t1, 0b1010 # t1 = 0b1010
and t2, t0, t1 # t2 = t0 & t1 (Expected: t2 = 0b1000)

# AND with zero (result always zero)
li t3, 0b1111 # t3 = 0b1111
li t4, 0 # t4 = 0
and t5, t3, t4 # t5 = t3 & t4 (Expected: t5 = 0)

# AND of identical values (result same value)
li t6, 0b1010 # t6 = 0b1010
li t0, 0b1010 # t0 = 0b1010
and t1, t6, t0 # t1 = t6 & t0 (Expected: t1 = 0b1010)

# Custom exit syscall
li a0, 0
li a1, 0
li a2, 0
li a3, 0
li a4, 0
li a5, 0
li a6, 0
li a7, 42
ecall
18 changes: 18 additions & 0 deletions o1vm/tests/test_riscv_elf.rs
Original file line number Diff line number Diff line change
Expand Up @@ -320,3 +320,21 @@ fn test_xor() {
assert_eq!(witness.registers[T5], 0b1010); // Result: t5 = 0b1010
assert_eq!(witness.registers[T1], 0); // Result: t1 = 0
}

#[test]
fn test_and() {
let curr_dir = std::env::current_dir().unwrap();
let path = curr_dir.join(std::path::PathBuf::from(
"resources/programs/riscv32im/bin/and",
));
let state = o1vm::elf_loader::parse_riscv32(&path).unwrap();
let mut witness = Env::<Fp>::create(PAGE_SIZE.try_into().unwrap(), state);

while !witness.halt {
witness.step();
}

assert_eq!(witness.registers[T2], 0b1000);
assert_eq!(witness.registers[T5], 0);
assert_eq!(witness.registers[T1], 0b1010);
}

0 comments on commit 8fe531a

Please sign in to comment.