-
Notifications
You must be signed in to change notification settings - Fork 15
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
cva5 simulation using questasim #14
Comments
This is most likely due to how config options are handled in CVA5. Most signals are not assigned if unused, so you will need to look for a config option for your simulator to initialize unassigned values to zero (matching the hardware behaviour). If that doesn't work, please let me know. |
i solved all the issues with XPROP, but the uart.log is empty after running the whole test. i don't know what is the issue exactly. |
could you please provide me with an example of running the design and the output ? |
Kindly reminder |
The best starting place for an example would be the CVA5-accelerators repo It includes pre-built embench binaries and a setup for running embench benchmarks using Verilator and on an FPGA board (Nexys A7). Another option is: The software support in both repos assumes that there is a Xilinx UART as part of the system, with all printfs being outputting to the UART. The cva5-accelerators repo contains an example output for the UART as well. |
so, if i don't have UART system integrated with your implementation, the output won't appear ? |
Hi,
Thanks for your efforts.
I tried to run through the following path test_benchs/cva5_tb.sv, after creating a questasim makefile. But, I found out a lot of x propagations that failed the simulation. i tried to add a reset condition for all always_ff blocks in the code but still have x propagations.
The text was updated successfully, but these errors were encountered: