Skip to content

@MyAUTLogicDesignCourse MyAUTLogicDesignCourse

Change the repository type filter

All

    Repositories list

    2 repositories

    • TrafficLight

      Public
      Design of the logic of a traffic light with verilog
      Verilog
      •0•0•0•0•Updated Jan 18, 2017Jan 18, 2017

    • 64bit_Adder

      Public
      A 64 bit adder circuit that is implemented in gate level with verilog and simulated with ModelSim.
      Verilog
      •0•0•0•0•Updated Dec 26, 2016Dec 26, 2016