CHIPS Alliance

All

110 repositories

t1
Public
Scala
•
Apache License 2.0
•22•118•16•26•Updated Nov 28, 2024Nov 28, 2024
Cores-VeeR-EL2
Public
VeeR EL2 Core
fpga processor riscv rtl risc-v open-source-hardware fusesoc verilator riscv32 western-digital
SystemVerilog
•
Apache License 2.0
•75•250•22•13•Updated Nov 28, 2024Nov 28, 2024
synlig
Public
SystemVerilog synthesis tool
Verilog
•
Apache License 2.0
•23•168•67•11•Updated Nov 28, 2024Nov 28, 2024
synlig-logs
Public
SystemVerilog
•0•0•0•0•Updated Nov 28, 2024Nov 28, 2024
chisel
Public
Chisel: A Modern Hardware Design Language
chip-generator chisel rtl chisel3 firrtl scala verilog
Scala
•
Apache License 2.0
•603•4k•317•159•Updated Nov 28, 2024Nov 28, 2024
caliptra-mcu-sw
Public
Caliptra MCU Software
Rust
•
Apache License 2.0
•1•3•4•4•Updated Nov 28, 2024Nov 28, 2024
caliptra-sw
Public
Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
Rust
•
Apache License 2.0
•44•96•104•63•Updated Nov 28, 2024Nov 28, 2024
sv-tests
Public
Test suite designed to check compliance with the SystemVerilog standard.
rtl verilog systemverilog hdl compliance-testing symbiflow
SystemVerilog
•
ISC License
•75•298•46•29•Updated Nov 27, 2024Nov 27, 2024
adams-bridge
Public
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
cryptography digital-signature lattice pqc ml-dsa-87
SystemVerilog
•
Apache License 2.0
•1•10•3•0•Updated Nov 27, 2024Nov 27, 2024
verible
Public
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
productivity analysis style-linter language-server-protocol syntax-tree lexer yacc systemverilog hacktoberfest lsp-server
C++
•
Other
•214•1.4k•473•19•Updated Nov 27, 2024Nov 27, 2024
sv-tests-results
Public
Output of the sv-tests runs.
HTML
•1•5•0•0•Updated Nov 27, 2024Nov 27, 2024
rocket-chip-fpga-shells
Public
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
Scala
•
Apache License 2.0
•21•16•1•1•Updated Nov 27, 2024Nov 27, 2024
caliptra-rtl
Public
HW Design Collateral for Caliptra RoT IP
SystemVerilog
•
Apache License 2.0
•38•76•67•8•Updated Nov 26, 2024Nov 26, 2024
caliptra-ss
Public
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
security rot ocp root-of-trust caliptra opencomputeproject
SystemVerilog
•
Apache License 2.0
•3•8•12•2•Updated Nov 25, 2024Nov 25, 2024
i3c-core
Public
SystemVerilog
•
Apache License 2.0
•3•6•1•0•Updated Nov 25, 2024Nov 25, 2024
rvdecoderdb
Public
The Scala parser to parse riscv/riscv-opcodes generate
Scala
•0•9•0•1•Updated Nov 25, 2024Nov 25, 2024
verible-actions-common
Public
Apache License 2.0
•5•1•0•0•Updated Nov 25, 2024Nov 25, 2024
firrtl-spec
Public
The specification for the FIRRTL language
TeX
•28•46•23•17•Updated Nov 23, 2024Nov 23, 2024
verible-formatter-action
Public
SystemVerilog
•
Apache License 2.0
•8•8•2•0•Updated Nov 21, 2024Nov 21, 2024
chips-alliance-website
Public
SCSS
•
MIT License
•4•3•9•8•Updated Nov 20, 2024Nov 20, 2024
tac
Public
CHIPS Alliance Technical Advisory Council
Apache License 2.0
•22•6•20•3•Updated Nov 20, 2024Nov 20, 2024
Caliptra
Public
Caliptra IP and firmware for integrated Root of Trust block
Apache License 2.0
•33•237•18•2•Updated Nov 20, 2024Nov 20, 2024
dromajo
Public
RISC-V RV64GC emulator designed for RTL co-simulation
C++
•
Apache License 2.0
•63•218•18•6•Updated Nov 20, 2024Nov 20, 2024
chisel-nix
Public
Nix template for the chisel-based industrial designing flows.
Nix
•1•31•0•0•Updated Nov 19, 2024Nov 19, 2024
rocket-pcblib
Public
Apache License 2.0
•0•1•0•0•Updated Nov 14, 2024Nov 14, 2024
rocket-pcb
Public
PCB libraries and templates for rocket-chip based FPGA/ASIC designs
Verilog
•
Apache License 2.0
•2•7•0•1•Updated Nov 14, 2024Nov 14, 2024
Surelog
Public
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
parser linter preprocessor antlr verilog python-api systemverilog uvm elaboration vpi
C++
•
Apache License 2.0
•69•370•52•0•Updated Nov 14, 2024Nov 14, 2024
UHDM
Public
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
vpi-api serialization listener systemverilog ieee-standard vpi-interface
C++
•
Apache License 2.0
•40•202•15•0•Updated Nov 13, 2024Nov 13, 2024
rocket-chip
Public
Rocket Chip Generator
chisel scala rocket-chip chip-generator riscv rtl
Scala
•
Other
•1.1k•3.3k•230•62•Updated Nov 11, 2024Nov 11, 2024
firtool-resolver
Public
Scala
•1•1•0•1•Updated Nov 5, 2024Nov 5, 2024