Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add clock gate peripherals #37

Merged
merged 1 commit into from
Sep 2, 2024
Merged

Conversation

Lore0599
Copy link

@Lore0599 Lore0599 commented Sep 2, 2024

Clock Gated Peripherals

This PR aligns Chimera with the latest Cheshire version supporting clock gating logic for the internal peripherals.

ADDED

Bender

Update Bender dependency to point to the correct Cheshire's revision

SW

Add software testbench to use the clock gating logic inside Cheshire.

@Lore0599 Lore0599 requested a review from Scheremo September 2, 2024 08:56
// SPDX-License-Identifier: Apache-2.0
//
// Lorenzo Leone <lleone@iis.ee.ethz.ch>

Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Add a comment that this does not automate testing :)

Copy link
Author

@Lore0599 Lore0599 Sep 2, 2024

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done

  - Bender: Align to latest Cheshire revision with peripherals clk gating
  - SW: Add testbench to check peripherals clk gating
@Lore0599 Lore0599 force-pushed the lleone/clk-gate-peripherals branch from 8b3d01d to 54762e1 Compare September 2, 2024 09:30
Copy link
Collaborator

@Scheremo Scheremo left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM!

@Lore0599 Lore0599 merged commit d06633d into devel Sep 2, 2024
6 checks passed
@Lore0599 Lore0599 deleted the lleone/clk-gate-peripherals branch September 2, 2024 09:56
sermazz pushed a commit that referenced this pull request Oct 23, 2024
- Bender: Align to latest Cheshire revision with peripherals clk gating
  - SW: Add testbench to check peripherals clk gating
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants