Skip to content

Commit

Permalink
[CHANGELOG] Release 0.4.0
Browse files Browse the repository at this point in the history
  • Loading branch information
SamuelRiedel committed Jul 1, 2021
1 parent 888effc commit 64ee162
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.

## Unreleased

## 0.4.0 - 2021-07-01

### Added
- Capability to enable and disable the traces with a CSR
- CPU model for MemPool in GCC to enable correct instruction scheduling
Expand Down

0 comments on commit 64ee162

Please sign in to comment.