New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

sw: Add `.wide_spm` section and improve global barrier #8

Closed

colluca wants to merge 11 commits into main from sw

Closed

sw: Add `.wide_spm` section and improve global barrier #8

sw: Add fence ensuring Snitch entry point is programmed

GitHub Actions / verible-verilog-lint succeeded Jan 15, 2024 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)

Filtered Findings (0)

View more details on GitHub Actions