Skip to content

Commit

Permalink
Merge pull request #40 from riscv/39-new-risc-v-tutorial-resource-imp…
Browse files Browse the repository at this point in the history
…lementing-a-linker-from-scratch

add RV64GC Linker from Scratch in Go
  • Loading branch information
thong-phn authored Apr 25, 2024
2 parents 5cf11f4 + c9b1d90 commit ab6a772
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -88,6 +88,8 @@ A collection of more advanced learning resources for RISC-V
|**Learn with SHAKTI**| <a href="https://shakti.org.in/team.html" target="_blank"> [Shakti - RISE Lab, IITM] </a> | A tutorial on RISC-V assembly programming using the RISC-V toolchain (Spike, riscv-pk, OpenOCD) and basic examples and assignments. More elaborate RISC-V ASM examples can be found in the: <a href="https://shakti.org.in/docs/risc-v-asm-manual.pdf" target="_blank">[Shakti RISC-V ASM Programmer Manual Part I]</a><i><br><br><ins>Topics</ins>: RISC-V assembly<br></i>| <a href="https://shakti.org.in/learn_with_shakti/intro.html" target="_blank">[Link to: Learn with Shakti]</a>| 2023-12-21 |
|**LinuxFoundationX: RISC-V Toolchain and Compiler Optimization Techniques** | <a href="https://www.edx.org/bio/aditya-kumar" target="_blank"> Aditya Kumar </a> | Develop a working knowledge of the internals of compiler toolchains and compiler optimization techniques with a focus on RISC-V applications. <i><br><br><ins>Topics</ins>: RISC-V Toolchain and Compiler<br><ins>Requirements</ins>: C/C++ programming, Compiler, Git</i>| <a href="https://www.edx.org/learn/computer-programming/the-linux-foundation-risc-v-toolchain-and-compiler-optimization-techniques" target="_blank"> [edX Course Link] </a> | 2024-01-10 |
|**RISC-V Optimization Guide** | <a href="https://riseproject.dev/" target="_blank"> RISE Project </a> | The intention is to give specific actionable optimization recommendations for software developers writing code for RISC-V application processors.<i><br><br><ins>Topics</ins>: RISC-V Optimization</i>| <a href="https://gitlab.com/riseproject/riscv-optimization-guide" target="_blank"> [Github] </a> | 2024-02-19 |
|**RV64GC Linker from Scratch in Go** | <a href="https://github.com/ksco" target="_blank"> Yang Liu, PLCT Lab</a> | An Open course on RISC-V static linking in Go enables learners to build an RV64GC architecture linker from scratch. Note: The code repository is in English, while the videos and materials are in Chinese.<i><br><br><ins>Topics</ins>: Static linker</br><ins>Requirements</ins>: Compilation process, RISC-V ISA, Go</i>| <a href="https://github.com/ksco/rvld" target="_blank"> [Github]</a>, <a href="https://space.bilibili.com/296494084/channel/collectiondetail?sid=857032"> [Videos]</a>, <a href="https://ksco.cc/rvld/"> [Materials]</a> | 2024-04-24 |


#### Softwares and Tools
A collection of tools that can be used along with the beginner or intermediate-level learning resources for a better understanding or visualization of the RISC-V ISA
Expand Down

0 comments on commit ab6a772

Please sign in to comment.