Skip to content

This repository is dedicated to storing and managing homework assignments for the course "Digital Circuit Design: Modeling and Description Languages." The assignments primarily involve VHDL source code.

Notifications You must be signed in to change notification settings

seigtm/circuitry-spbpu-homework

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Homework Repository for "Digital Circuit Design: Modeling and Description Languages"

In this repository, you will find assignments, projects, and resources related to the "Digital Circuit Design: Modeling and Description Languages" course at St. Petersburg Polytechnic University.

The primary focus is on VHDL (VHSIC Hardware Description Language) for modeling and simulating digital circuits.

About

This repository is dedicated to storing and managing homework assignments for the course "Digital Circuit Design: Modeling and Description Languages." The assignments primarily involve VHDL source code.

Topics

Resources

Stars

Watchers

Forks

Languages