Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

GigEthLvdsUltraScale+: Updates and Bug fixes #1211

Closed
wants to merge 3 commits into from

Conversation

@ruck314 ruck314 changed the title lvdsUltraScale Updates and Bug fixes GigEthLvdsUltraScale: Updates and Bug fixes Oct 23, 2024
@ruck314 ruck314 changed the title GigEthLvdsUltraScale: Updates and Bug fixes GigEthLvdsUltraScale+: Updates and Bug fixes Oct 23, 2024
@ruck314
Copy link
Contributor Author

ruck314 commented Oct 23, 2024

There's a bug in the Ultrascale+ version of the SGMII IP core that I see both in the example design and my acutal application. I will close this ticket and see if there is a way to "hack" the Ultrascale SGMII to work with both Ultrascale and Ultrascale+.

ERROR: [DRC RTSTAT-1] Unrouted nets: 146 net(s) are unrouted. The problem bus(es) and/or net(s) are core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[0], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[1], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[2], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[3], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[4], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[5], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[6], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[7], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[8], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[9], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[10], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[11], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[12], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[13], core_wrapper_i/inst/pcs_pma_block_i/gen_io_logic/BaseX_Byte_I_Tx_Nibble/RX_BIT_CTRL_IN0[14]... and (the first 15 of 116 listed).

@ruck314 ruck314 closed this Oct 23, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant