This repository has been archived by the owner on Sep 17, 2023. It is now read-only.
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Summary: **Summarized Changelog** - Require C++20 for the new `--timing` features. Upgrading to a C++20 or newer compiler is strongly recommended. - Support the Active and NBA scheduling regions as defined by the SystemVerilog standard (IEEE 1800-2017 chapter 4). This means all generated clocks are now simulated correctly. - Support timing controls (delays, event controls in any location, wait statements) and forks. This may require adding `--timing` or `--no-timing`. See docs for details. - Introduce a new combinational logic optimizer (DFG), that can yield significant performance improvements on some designs. - Add `--binary` option as alias of `--main` `--exe` `--build` `--timing`. - For designs where C++ was only used to make a simple no-I/O testbench, we recommend abandoning that C++, and instead letting Verilator build it with `--binary` (`or --main`). Full changelog [here](verilator/verilator-announce#57) Test Plan: - Run example c++ execution Reviewers: #triage_team, algent Reviewed By: #triage_team, algent Subscribers: algent Differential Revision: https://dev.getsol.us/D13716
- Loading branch information