You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This commit was created on GitHub.com and signed with GitHub’s verified signature.
The key has expired.
What's New?
Intel FPGA backend: Generates and compiles Intel FPGA OpenCL code from SDFGs.
Renderer: Many improvements to the scalability of drawing large SDFGs, touch/mobile support, and code view upon zooming into Tasklets.
SDFV: Now includes a sidebar with information about clicked nodes/edges/states.
GPU reduction: Now supports Reduce nodes where output array contains multiple dimensions (if contiguous). On other cases, use the ReduceExpansion transformation.
Faster compilation: Improved CMake usage to speed up compilation time if files were not changed.
Stability: Various fixes to the Python frontend, transformations, code generation, and DIODE (on Linux and Windows).
Generated programs now include header (.h) file and an example C program that invokes the compiled SDFG.