Skip to content

one cycle unsigned multiplier, don't cares of resources fpga or asic structures

License

Notifications You must be signed in to change notification settings

splinedrive/my_multiplier

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

I know there are many variants of multipliers. To save area to fit on asics or fpgas. But I don't care. Just shift and add in one cycle and have long critical path and fun to torment your fpga

This is just for fun a single cycle with consuming much resources and doesn't care about target technology. Just implemented multiplication how we do calculation handwritten. The design is able to run >= 50 MHz on ice40hx8k according the synthesis tool. iceFun

About

one cycle unsigned multiplier, don't cares of resources fpga or asic structures

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published