Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
-
Updated
May 10, 2019 - Verilog
Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
RingBuffer (FIFO) for C (e.g. for STM32)
Implementation of a circular queue in hardware using verilog.
In this project, I investigate and design a NoC system consisting of the router/switch, IPs (CPU or other hardware module), and interconnection structure (topology) such as Mesh.
Simple and lightweight FIFO\LIFO buffer library for the Arduino.
C library: A ring buffer (FIFO) for C and C++
FSM based SPI/SSP Master and Slave Verilog Module
Implementation of a FIFO structure for Digital Systems | Written in Verilog HDL
Add a description, image, and links to the fifo-buffer topic page so that developers can more easily learn about it.
To associate your repository with the fifo-buffer topic, visit your repo's landing page and select "manage topics."