The IPPro is a 16-bit signed fixed-point, five-stage balanced pipelined RISC architecture that exploits the DSP48E1 features and provides balance among performance, latency and efficient resource utilization.
fpga
processor
image-processing
microprocessor
datapath
risc
hardware-acceleration
softcore
xilinx-zynq
pipelined-processors
ippro
-
Updated
Feb 14, 2023 - Verilog