This repository contains source code for past labs and projects involving FPGA and Verilog based designs
simulator encoder decoder priority verilog xilinx testbenches multiplexer comparator adder system-verilog xilinx-vivado half-adder traffic-light-controller full-adder ripple-adder look-ahead-adder
-
Updated
Oct 2, 2019 - Verilog