CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
-
Updated
Jul 19, 2024 - SystemVerilog
#
riscv32imfc
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the riscv32imfc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the riscv32imfc topic, visit your repo's landing page and select "manage topics."