A 16-bit, 5-stage RISC processor. RTL description in Verilog. Includes assembler, simulator, and example programs.
-
Updated
Feb 5, 2020 - Verilog
A 16-bit, 5-stage RISC processor. RTL description in Verilog. Includes assembler, simulator, and example programs.
Add a description, image, and links to the rtl-description topic page so that developers can more easily learn about it.
To associate your repository with the rtl-description topic, visit your repo's landing page and select "manage topics."