Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
-
Updated
May 2, 2021 - SourcePawn
Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
An open-source Ternary Content Addressable Memory (TCAM) compiler.
Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis
[ECE NTUA] 🖥️ Microprocessor Systems - Exercise Sets & Solutions (2019-2020)
This is our hardware design from our BsC thesis, Design of a hardware system for evaluating power consumption of SRAM memories with ECC
Add a description, image, and links to the sram-memories topic page so that developers can more easily learn about it.
To associate your repository with the sram-memories topic, visit your repo's landing page and select "manage topics."