Popular repositories Loading

1. hwt hwt Public

   Forked from Nic30/hwt

   VHDL/Verilog/SystemC code generator, simulator API written in python/c++

   Python

2. cocotb cocotb Public

   Forked from cocotb/cocotb

   cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

   Python

3. fpga-network-stack fpga-network-stack Public

   Forked from fpgasystems/fpga-network-stack

   Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

   C++

4. opentitan opentitan Public

   Forked from lowRISC/opentitan

   OpenTitan: Open source silicon root of trust

   SystemVerilog

5. Low-Cost-and-Programmable-CRC Low-Cost-and-Programmable-CRC Public

   Forked from FPGA-Networking/Low-Cost-and-Programmable-CRC

   Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"

   Verilog

6. HyperParser HyperParser Public

   Forked from FPGA-Networking/HyperParser

   Verilog