- 👋 Hi, I’m @xiaoze666666
- 👀 I’m interested in ...
- 🌱 I’m currently learning ...
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me ...
Popular repositories Loading
-
-
opentitan
opentitan PublicForked from lowRISC/opentitan
OpenTitan: Open source silicon root of trust
SystemVerilog
-
uvm_code_gen
uvm_code_gen PublicForked from antoinemadec/uvm_code_gen
Simple template-based UVM code generator
SystemVerilog
-
DDR3-controller-verification_1
DDR3-controller-verification_1 Public templateForked from praveenkhemalapure/DDR3-controller-verification
DDR3 function verification environment in UVM
Verilog
-
ddr5_phy
ddr5_phy PublicForked from Shehab-Naga/ddr5_phy
DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision
SystemVerilog
-
core-v-mcu-uvm
core-v-mcu-uvm PublicForked from openhwgroup/core-v-mcu-uvm
CORE-V MCU UVM Environment and Test Bench
SystemVerilog
If the problem persists, check the GitHub status page or contact support.