Skip to content
View xiaoze666666's full-sized avatar

Block or report xiaoze666666

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
xiaoze666666/README.md
  • 👋 Hi, I’m @xiaoze666666
  • 👀 I’m interested in ...
  • 🌱 I’m currently learning ...
  • 💞️ I’m looking to collaborate on ...
  • 📫 How to reach me ...

Popular repositories Loading

  1. xiaoze666666 xiaoze666666 Public

    Config files for my GitHub profile.

  2. opentitan opentitan Public

    Forked from lowRISC/opentitan

    OpenTitan: Open source silicon root of trust

    SystemVerilog

  3. uvm_code_gen uvm_code_gen Public

    Forked from antoinemadec/uvm_code_gen

    Simple template-based UVM code generator

    SystemVerilog

  4. DDR3-controller-verification_1 DDR3-controller-verification_1 Public template

    Forked from praveenkhemalapure/DDR3-controller-verification

    DDR3 function verification environment in UVM

    Verilog

  5. ddr5_phy ddr5_phy Public

    Forked from Shehab-Naga/ddr5_phy

    DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision

    SystemVerilog

  6. core-v-mcu-uvm core-v-mcu-uvm Public

    Forked from openhwgroup/core-v-mcu-uvm

    CORE-V MCU UVM Environment and Test Bench

    SystemVerilog