Skip to content
View yathAg's full-sized avatar

Block or report yathAg

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FemtoRV_RISCV FemtoRV_RISCV Public

    RISCV32I single core processor with UART implemented on the ARTIX7 FPGA

    C 1

  2. AES_gf180 AES_gf180 Public

    Verilog

  3. Physical_Verification_SKY130A Physical_Verification_SKY130A Public

    Understanding Physical Verification using open source tools such as Magic and Netgen

    Verilog 8 5

  4. VSDSquadron VSDSquadron Public

    Schematics and images for the VSDSquadron board series, crafted to make RISC-V education accessible and engaging for learners at all levels. This board family is tailored to simplify the learning p…

    Batchfile

  5. BrunoLevy/learn-fpga BrunoLevy/learn-fpga Public

    Learning FPGA, yosys, nextpnr, and RISC-V

    C++ 2.6k 246

  6. The-OpenROAD-Project/OpenROAD-flow-scripts The-OpenROAD-Project/OpenROAD-flow-scripts Public

    OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

    Verilog 334 288