Using Verilog HDL on Quartus application i implement 1-bit ALU circuit shown in Figure below, which i build the system components (Muxs and adder) separately, then integrate the different system components to build the whole system.
-
Notifications
You must be signed in to change notification settings - Fork 0
youseftareq33/Digital_BuildCombinationalCircuit_2
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Using Verilog HDL on Quartus application build combinational circuit
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published