Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Refactor ESP32xx folder structure #58454

Merged

Commits on Jul 25, 2023

  1. dts: xtensa: esp32xx rework soc/sip list

    Introduce dtsi files representing the
    current portfolio of chips and modules
    based on the followint criteria:
    
    - flash size
    - psram size
    - gpio count
    - certification status
    
    Update the boards dts files according
    to which SOC/SIP they are using.
    
    Signed-off-by: Marek Matej <marek.matej@espressif.com>
    Marek Matej committed Jul 25, 2023
    Configuration menu
    Copy the full SHA
    95060ea View commit details
    Browse the repository at this point in the history
  2. dts: riscv: esp32c3 rework soc/sip list

    Introduce dtsi files representing the
    current portfolio of chips and modules
    based on the:
    
    - flash size
    - psram size
    - gpio count
    - certification status
    
    Update the boards dts files according
    to which SOC/SIP they are using.
    
    Signed-off-by: Marek Matej <marek.matej@espressif.com>
    Marek Matej committed Jul 25, 2023
    Configuration menu
    Copy the full SHA
    ee0c229 View commit details
    Browse the repository at this point in the history
  3. boards: xtensa: esp32 board split

    Remove virtual esp32 board and replace it with the
    real word boards:
    
    - esp32_devkitc_wroom
    - esp32_devkitc_wrover (with PSRAM option)
    
    Signed-off-by: Marek Matej <marek.matej@espressif.com>
    Marek Matej committed Jul 25, 2023
    Configuration menu
    Copy the full SHA
    e368864 View commit details
    Browse the repository at this point in the history
  4. boards: mark esp32 board as deprecated

    Mark the 'esp32' board as deprecated after removing
    it and replaced by the two real boards.
    
    Signed-off-by: Marek Matej <marek.matej@espressif.com>
    Marek Matej committed Jul 25, 2023
    Configuration menu
    Copy the full SHA
    f747b8d View commit details
    Browse the repository at this point in the history
  5. soc: xtensa,riscv: esp32xx: refactor folder structure

    Refactor the ESP32 target SOCs together with
    all related boards. Most braking changes includes:
    
    - changing the CONFIG_SOC_ESP32* to refer to
      the actual soc line (esp32,esp32s2,esp32s3,esp32c3)
    - replacing CONFIG_SOC with the CONFIG_SOC_SERIES
    - creating CONFIG_SOC_FAMILY_ESP32 to embrace all
      the ESP32 across all used architectures
    - introducing CONFIG_SOC_PART_NUMBER_* to
      provide a SOC model config
    - introducing the 'common' folder to hide all
      commonly used configs and files.
    - updating west.yml to reflect previous changes in hal
    
    Signed-off-by: Marek Matej <marek.matej@espressif.com>
    Marek Matej committed Jul 25, 2023
    Configuration menu
    Copy the full SHA
    0342c2d View commit details
    Browse the repository at this point in the history
  6. include: dt-bingings: Fix typo

    Fix minor typo in esp32s3-gpio-sigmap
    
    Signed-off-by: Marek Matej <marek.matej@espressif.com>
    Marek Matej committed Jul 25, 2023
    Configuration menu
    Copy the full SHA
    fc75765 View commit details
    Browse the repository at this point in the history
  7. drivers: can: fix long lines

    Change the line length to comply with the rules.
    
    Signed-off-by: Marek Matej <marek.matej@espressif.com>
    Marek Matej committed Jul 25, 2023
    Configuration menu
    Copy the full SHA
    8571418 View commit details
    Browse the repository at this point in the history