-
Notifications
You must be signed in to change notification settings - Fork 6.6k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Intel: ACE: move hpsram_mask to a data section #78283
Conversation
On platforms with enforced memory access modes, .text is read-only. Move hpsram_mask to a cached data section to fix PTL. Signed-off-by: Guennadi Liakhovetski <guennadi.liakhovetski@linux.intel.com>
I received a positive feedback about this on PTL, but we still need to test this on MTL which we currently cannot use the CI for due to a recent build regression |
I proposed an alternative solution: #78342 |
Tested by
MTL testing successful too thesofproject/sof#9465 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Fixing the issue takes priority over the refactor. Merging this will allow testing PRs with SOF CI, and my changes can be tested and reviewed without time pressure.
@lyakh thx for fix.
On platforms with enforced memory access modes, .text is read-only. Move hpsram_mask to a cached data section to fix PTL.