Skip to content

zero1777/Advanced-Logic-Synthesis

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

17 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Advanced-Logic-Synthesis

NTHU CS. 11120 CS613200 Advanced Logic Synthesis.

Midterm project: Logic synthesis tool (ABC, SIS) analysis

  • Evaluate and analyze logic synthesis tool, SIS and ABC
  • SIS (A System for Sequential Circuit Synthesis) and ABC (A System for Sequential Synthesis and Verification) are used for synthesis and optimization of binary sequential logic circuits.
  • Spec: link
  • Report: link

Hw2: Logic encryption algorithms evaluation

  • Use SAT Attack to evaluate different logic encryption algorithms.
  • Spec: link
  • Report: link

Final project: FSM State Assignment for Low Power Dissipation

  • Minimize power consumption of a finite-state machine(FSM) in multilevel logic implementations.
  • The project requires to develop an automatic design flow to encode a given FSM for power optimization.

About

NTHU CS. 11120 CS613200 Advanced Logic Synthesis.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published