Remove upper bound on the SiliconCompiler version #102
lint.yml
on: pull_request
Lint Verilog Code
8s
Lint C/C++ Code Style
4s
Matrix: Lint Python Code