Skip to content

arjunrajasekharan/16bit-Sklansky-Adder

Repository files navigation

About

16-bit Slansky Adder design using verilog HDL

Reference Circuit

Screenshot 2021-05-14 at 17 36 36

Output

  • Test Bench

TestBenchOutput

  • GTK Waveform

GTKWave

Releases

No releases published

Packages

No packages published