Skip to content
Check code formatting

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency #7306

Sign in to view logs

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency #7306

Triggered via pull request July 13, 2024 22:42
@smanna12smanna12
synchronize #14566
smanna12:RefactorFPGAMemAttr
Status Success
Total duration 5m 7s
Artifacts 1

pr-code-format.yml

on: pull_request
code_formatter
4m 58s
code_formatter
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
workflow-args
135 Bytes