Skip to content
PR Request Release Note

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency #692

Sign in to view logs

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency #692

Triggered via pull request July 17, 2024 15:18
@sarnexsarnex
closed #14566
smanna12:RefactorFPGAMemAttr
Status Skipped
Total duration 2s
Artifacts –

pr-request-release-note.yml

on: pull_request
request-release-note
0s
request-release-note
Fit to window
Zoom out
Zoom in