Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

APB interface #38

Merged
merged 1 commit into from
Sep 5, 2024
Merged

APB interface #38

merged 1 commit into from
Sep 5, 2024

Conversation

Lore0599
Copy link

@Lore0599 Lore0599 commented Sep 4, 2024

APB Interface

This PR aims to replace the multiple APB ports currently used for configuring the external PADs and FLLs configuration registers with a single shared port. This change eliminates the need to introduce additional ports for future physically aware extensions, such as adding more FLLs, PADs, or PMU controller registers.

ADDED - HW

All reg_bus requests directed outside the Chimera_SoC are now included in the same address map rule. These requests are converted into the AMBA APB protocol and routed through a single APB interface.

@Lore0599 Lore0599 requested review from Scheremo, adimauro-iis and micprog and removed request for adimauro-iis September 4, 2024 08:24
@Lore0599 Lore0599 marked this pull request as ready for review September 5, 2024 11:13
@Lore0599 Lore0599 requested review from adimauro-iis and removed request for micprog September 5, 2024 14:18
Copy link
Collaborator

@adimauro-iis adimauro-iis left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Ok, seems good!

@Lore0599 Lore0599 merged commit 0786599 into devel Sep 5, 2024
10 of 11 checks passed
@Lore0599 Lore0599 deleted the lleone/apb-ports branch September 5, 2024 14:31
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants