-
Notifications
You must be signed in to change notification settings - Fork 2
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
lleone/memisland #41
lleone/memisland #41
Conversation
61e7cb2
to
e225e7a
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good overall, minor comments.
0fcb164
to
e7fb85e
Compare
b3daf68
to
a1f5dc2
Compare
a5b0688
to
ea97e42
Compare
f7722e2
to
829ac71
Compare
Hw: - Add memory island domain wrapper - chimera_cfg_t struct & typedef for AXI signals - New Memory island address mappin Sw: Add support to build chehsire bootrom for mem island integration
79027ab
to
1b9f3f8
Compare
input axi_narrow_req_t axi_narrow_req_i, | ||
output axi_narrow_rsp_t axi_narrow_rsp_o, |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
At some point you may want to break up the chs xbar and add individual narrow ports to the memory island for each master, see https://github.com/pulp-platform/cheshire/blob/michaero/chimera/hw/cheshire_soc.sv#L247-L311
Hw: - Add memory island domain wrapper - chimera_cfg_t struct & typedef for AXI signals - New Memory island address mappin Sw: Add support to build chehsire bootrom for mem island integration
Memory Island Integration
This PR relocates the Memory Island IP from Cheshire and integrates it into the Chimera SoC module. The goal is to isolate the memory into a separate domain, allowing it to be managed independently from the power domain perspective.
Added
HW:
SW: