Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add Svinval extension. #462

Closed
wants to merge 1 commit into from
Closed

Add Svinval extension. #462

wants to merge 1 commit into from

Commits on Apr 29, 2024

  1. Add Svinval extension.

        These changes add the "Svinval" Standard Extension for Fine-Grained
        Address-Translation Cache Invalidation, Version 1.0 to the sail-riscv model.
    
        This extension defines five new instructions: SINVAL.VMA, SFENCE.W.INVAL,
        SFENCE.INVAL.IR, HINVAL.VVMA, HINVAL.GVMA.
    
        HINVAL.VVMA & HINVAL.GVMA are omitted since they build on the
        Hypervisor Extension which is yet to be included in the model.
    
        SFENCE.W.INVAL & SFENCE.INVAL.IR are treated as nops pending integration
        of the coherency model (rmem) with sail.
    
        The specification says that SINVAL.VMA behaves just as SFENCE.VMA,
        except there are additional ordering constraints with respect to the new
        SFENCE.W.INVAL & SFENCE.INVAL.IR instructions. Since these are nops, we
        can treat SINVAL.VMA as if it were SFENCE.VMA.
    martinberger committed Apr 29, 2024
    Configuration menu
    Copy the full SHA
    ff98dcc View commit details
    Browse the repository at this point in the history