Skip to content

Actions: spcl/dace

Actions

FPGA Tests

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
fpga-ci.yml
38 workflow run results
38 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Structure Support to NestedSDFGs and Python Frontend FPGA Tests #2786: Pull request #1366 synchronize by alexnick83
September 6, 2023 14:32 1h 52m 5s frontend-add-structure-support
frontend-add-structure-support
September 6, 2023 14:32 1h 52m 5s
Structure Support to NestedSDFGs and Python Frontend FPGA Tests #2785: Pull request #1366 synchronize by alexnick83
September 6, 2023 11:36 46m 13s frontend-add-structure-support
frontend-add-structure-support
September 6, 2023 11:36 46m 13s
Structure Support to NestedSDFGs and Python Frontend FPGA Tests #2784: Pull request #1366 synchronize by alexnick83
September 6, 2023 09:50 46m 52s frontend-add-structure-support
frontend-add-structure-support
September 6, 2023 09:50 46m 52s
Structure Support to NestedSDFGs and Python Frontend FPGA Tests #2783: Pull request #1366 opened by alexnick83
September 6, 2023 08:57 45m 47s frontend-add-structure-support
frontend-add-structure-support
September 6, 2023 08:57 45m 47s
Nice errors and tasklet arguments for the Python frontend FPGA Tests #2782: Pull request #1365 synchronize by tbennun
September 6, 2023 04:47 1h 54m 27s frontend-additions
frontend-additions
September 6, 2023 04:47 1h 54m 27s
Nice errors and tasklet arguments for the Python frontend FPGA Tests #2781: Pull request #1365 opened by tbennun
September 5, 2023 22:22 1h 52m 44s frontend-additions
frontend-additions
September 5, 2023 22:22 1h 52m 44s
Configurable GPU thread/block index types, minor fixes to integer code generation and GPU runtimes FPGA Tests #2780: Pull request #1357 synchronize by tbennun
September 5, 2023 17:32 1h 53m 47s configurable-tid-type
configurable-tid-type
September 5, 2023 17:32 1h 53m 47s
Loops and SDFG Scope Blocks FPGA Tests #2779: Pull request #1356 synchronize by phschaad
September 5, 2023 15:33 3s loop_proposal_integral
loop_proposal_integral
September 5, 2023 15:33 3s
Unnesting Nested Subscripts and Attributes FPGA Tests #2778: Pull request #1299 synchronize by alexnick83
September 5, 2023 15:22 22m 29s frontend-preprocessing-unnest-subscripts-attributes
frontend-preprocessing-unnest-subscripts-attributes
September 5, 2023 15:22 22m 29s
Loops and SDFG Scope Blocks FPGA Tests #2777: Pull request #1356 synchronize by phschaad
September 5, 2023 12:28 3s loop_proposal_integral
loop_proposal_integral
September 5, 2023 12:28 3s
Unnesting Nested Subscripts and Attributes FPGA Tests #2776: Pull request #1299 synchronize by alexnick83
September 5, 2023 12:13 23m 13s frontend-preprocessing-unnest-subscripts-attributes
frontend-preprocessing-unnest-subscripts-attributes
September 5, 2023 12:13 23m 13s
Improvements to work depth analysis FPGA Tests #2775: Pull request #1363 synchronize by phschaad
September 5, 2023 07:16 2h 45m 22s hodelcl:master
hodelcl:master
September 5, 2023 07:16 2h 45m 22s
Fix dynamic memlet propagation condition (#1364) FPGA Tests #2774: Commit f95f816 pushed by tbennun
September 5, 2023 06:58 2h 16m 1s master
master
September 5, 2023 06:58 2h 16m 1s
Loops and SDFG Scope Blocks FPGA Tests #2773: Pull request #1356 synchronize by phschaad
September 5, 2023 06:55 2s loop_proposal_integral
loop_proposal_integral
September 5, 2023 06:55 2s
AugAssignToWCR: Support for more cases and increased test coverage FPGA Tests #2772: Pull request #1359 synchronize by lukastruemper
September 5, 2023 05:27 47m 17s wcr
wcr
September 5, 2023 05:27 47m 17s
Fix dynamic memlet propagation condition FPGA Tests #2771: Pull request #1364 synchronize by tbennun
September 5, 2023 01:45 1h 54m 8s fix-memprop-dynamic
fix-memprop-dynamic
September 5, 2023 01:45 1h 54m 8s
Fix dynamic memlet propagation condition FPGA Tests #2770: Pull request #1364 opened by tbennun
September 4, 2023 23:41 46m 35s fix-memprop-dynamic
fix-memprop-dynamic
September 4, 2023 23:41 46m 35s
MapFission: WCR in NestedSDFG fix FPGA Tests #2769: Pull request #1361 synchronize by lukastruemper
September 4, 2023 13:33 3h 31m 31s map-fission-wcr-fix
map-fission-wcr-fix
September 4, 2023 13:33 3h 31m 31s
Improvements to work depth analysis FPGA Tests #2768: Pull request #1363 opened by hodelcl
September 4, 2023 12:01 2h 40m 52s hodelcl:master
hodelcl:master
September 4, 2023 12:01 2h 40m 52s
Bugfix: Duplicate memlet error with add_memlet_path FPGA Tests #2767: Pull request #1362 opened by lukastruemper
September 4, 2023 11:43 1h 53m 12s duplicate-memlet-bugfix
duplicate-memlet-bugfix
September 4, 2023 11:43 1h 53m 12s
Merge pull request #1360 from spcl/tasklet-fusion-bugfix FPGA Tests #2766: Commit 9a8279d pushed by lukastruemper
September 4, 2023 07:23 48m 36s master
master
September 4, 2023 07:23 48m 36s
MapFission: WCR in NestedSDFG fix FPGA Tests #2765: Pull request #1361 opened by lukastruemper
September 3, 2023 17:29 20s map-fission-wcr-fix
map-fission-wcr-fix
September 3, 2023 17:29 20s
AugAssignToWCR: Support for more cases and increased test coverage FPGA Tests #2764: Pull request #1359 synchronize by lukastruemper
September 2, 2023 17:59 1h 4m 26s wcr
wcr
September 2, 2023 17:59 1h 4m 26s
AugAssignToWCR: Support for more cases and increased test coverage FPGA Tests #2763: Pull request #1359 synchronize by lukastruemper
September 2, 2023 14:22 1h 58m 34s wcr
wcr
September 2, 2023 14:22 1h 58m 34s
TaskletFusion: Fix additional edges in case of none-connectors FPGA Tests #2762: Pull request #1360 synchronize by lukastruemper
September 2, 2023 13:41 46m 20s tasklet-fusion-bugfix
tasklet-fusion-bugfix
September 2, 2023 13:41 46m 20s