Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

intel_adsp: ace: enable clock gating #8597

Merged
merged 2 commits into from
Dec 15, 2023
Merged

intel_adsp: ace: enable clock gating #8597

merged 2 commits into from
Dec 15, 2023

Conversation

tmleman
Copy link
Contributor

@tmleman tmleman commented Dec 8, 2023 •
edited
Loading

Zephyr version update + enabling of the clock gating in ACE platforms

lgirdwood
lgirdwood reviewed Dec 11, 2023
View reviewed changes
Copy link
Member

@lgirdwood lgirdwood left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@tmleman
west.yml: update zephyr to 0a7251e365a
f56f455 
Total of 74 commits.

Changes include:

0a7251e365a xtensa: mmu: Fix tlb shootdown
a19d415c350 xtensa: mmu: Fix xtensa_ptevaddr_get
7382d7052b5 xtensa: mmu: Fix partition permission
b5ca7a06b43 pm: device_runtime: Add delay to async put
0ea173b7747 pm: device_runtime: Avoid unnecessary resume/suspend
3732aae0e07 intel_adsp: power: clock gating in idle
9d1a6b6db5a arch: xtensa: rename expection header

Signed-off-by: Tomasz Leman <tomasz.m.leman@intel.com>
@tmleman
config: ace: enable clock gating
799ff7a 
This patch enables clock gating in configurations of a ace platforms.

With CONFIG_ADSP_IDLE_CLOCK_GATING enabled clock gating is always
enabled during WAITI.

Signed-off-by: Tomasz Leman <tomasz.m.leman@intel.com>
@tmleman tmleman force-pushed the topic/upstream/pr/ace/power/clock_gating branch from 32f1ec0 to 799ff7a Compare December 12, 2023 10:57
@tmleman
Copy link
Contributor Author

tmleman commented Dec 12, 2023

codestyle/checkpatch reports a problem only to the word used in the commit title in zephyr.

@tmleman tmleman marked this pull request as ready for review December 12, 2023 11:34
@kv2019i
Copy link
Collaborator

kv2019i commented Dec 12, 2023

Ready to go, but need to analyze why Intel System/merge/build CI step failed.

@abonislawski
Copy link
Member

Please verify this failing test before merge

@kv2019i
Copy link
Collaborator

kv2019i commented Dec 14, 2023

I can see @tmleman you triggered a new build. Let's see the results. Looking at the previous run, there seems to be this:

[    4.178738] <err> zephyr: cpu_disable_core: core 1 did not enter idle state
[    4.178745] <err> ipc: ipc4_module_process_dx: failed to disable core 1
[    4.178748] <err> ipc: ipc_cmd: ipc4: MODULE_MSG failed with err 6

This seems like a case of #8588 so not specific to this PR necessarily.

@tmleman
Copy link
Contributor Author

tmleman commented Dec 14, 2023

@kv2019i Yes, previous Fail seems to be not related to the enabling of the clock gating. I wasn't able to reproduce it locally and CI test rerun shows that it has sporadic nature.

@kv2019i
Copy link
Collaborator

kv2019i commented Dec 15, 2023

Need to check the one fail in https://sof-ci.01.org/sofpr/PR8597/build1037/devicetest/index.html to see if it's a known thing, otherwise this looks good to go.

@kv2019i
Copy link
Collaborator

kv2019i commented Dec 15, 2023

@kv2019i wrote:

Need to check the one fail in https://sof-ci.01.org/sofpr/PR8597/build1037/devicetest/index.html to see if it's a known thing, otherwise this looks good to go.

So that seems to be a case of 8510. No DSP or kernel error, but no data received in user-space in one case (and on a secondary core, like 8510). So I'll proceed with merge.

@kv2019i kv2019i merged commit ddf70fa into thesofproject:main Dec 15, 2023
41 of 44 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@btian1 btian1 btian1 approved these changes

@kv2019i kv2019i kv2019i approved these changes

@dnikodem dnikodem dnikodem approved these changes

@jxstelter jxstelter jxstelter approved these changes

@softwarecki softwarecki softwarecki approved these changes

@plbossart plbossart Awaiting requested review from plbossart plbossart is a code owner

@mmaka1 mmaka1 Awaiting requested review from mmaka1 mmaka1 is a code owner

@lbetlej lbetlej Awaiting requested review from lbetlej lbetlej is a code owner

@dbaluta dbaluta Awaiting requested review from dbaluta dbaluta is a code owner

@abonislawski abonislawski Awaiting requested review from abonislawski

@marcinszkudlinski marcinszkudlinski Awaiting requested review from marcinszkudlinski

@lgirdwood lgirdwood Awaiting requested review from lgirdwood lgirdwood is a code owner

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
8 participants
@tmleman @kv2019i @abonislawski @lgirdwood @btian1 @dnikodem @jxstelter @softwarecki