Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

intel_adsp: ace: enable clock gating #8597

Merged
merged 2 commits into from
Dec 15, 2023
Merged

intel_adsp: ace: enable clock gating #8597

merged 2 commits into from
Dec 15, 2023

Commits on Dec 12, 2023

  1. west.yml: update zephyr to 0a7251e365a 

    Total of 74 commits.

Changes include:

0a7251e365a xtensa: mmu: Fix tlb shootdown
a19d415c350 xtensa: mmu: Fix xtensa_ptevaddr_get
7382d7052b5 xtensa: mmu: Fix partition permission
b5ca7a06b43 pm: device_runtime: Add delay to async put
0ea173b7747 pm: device_runtime: Avoid unnecessary resume/suspend
3732aae0e07 intel_adsp: power: clock gating in idle
9d1a6b6db5a arch: xtensa: rename expection header

Signed-off-by: Tomasz Leman <tomasz.m.leman@intel.com>
    @tmleman
    tmleman committed Dec 12, 2023
    Configuration menu
    Copy the full SHA
    f56f455 View commit details
    Browse the repository at this point in the history

  2. config: ace: enable clock gating 

    This patch enables clock gating in configurations of a ace platforms.

With CONFIG_ADSP_IDLE_CLOCK_GATING enabled clock gating is always
enabled during WAITI.

Signed-off-by: Tomasz Leman <tomasz.m.leman@intel.com>
    @tmleman
    tmleman committed Dec 12, 2023
    Configuration menu
    Copy the full SHA
    799ff7a View commit details
    Browse the repository at this point in the history