delay-locked-loop

Here are 2 public repositories matching this topic...

SideLine is a novel power side-channel vector based on delay-line components widely implemented in high-end SoC.

aes zynq attack hardware openssl delay remote rsa side-channel delay-line sideline delay-locked-loop

SideLine is a software-based power side-channel analysis vector. It uses delay-lines (located in SoC memory controllers) as power meters.

attack hardware sensor remote power software soc side-channel system-on-chip delay-line side-channel-analysis delay-locked-loop software-based delay-lines

Add a description, image, and links to the delay-locked-loop topic page so that developers can more easily learn about it.

To associate your repository with the delay-locked-loop topic, visit your repo's landing page and select "manage topics."