An approximate logic synthesis tool under the maximum error constraint
-
Updated
Apr 27, 2023 - Verilog
An approximate logic synthesis tool under the maximum error constraint
Add a description, image, and links to the maximum-error topic page so that developers can more easily learn about it.
To associate your repository with the maximum-error topic, visit your repo's landing page and select "manage topics."