netgen
Here are 15 public repositories matching this topic...
EC302-VLSI-Design-Lab
-
Updated
Nov 2, 2022 - Roff
A simple study showing eZ Platform content consumed by Gatsby via GraphQL
-
Updated
Oct 18, 2019 - CSS
Mixed-mode silicon cochlea implementing wavelet processing in 130nm skywater process, embedded in efabless Caravel
-
Updated
Sep 24, 2022 - Verilog
A Python module for generating random network flows problem instances in DIMACS graph format.
-
Updated
Jan 1, 2023 - Python
Netgen Enhanced Binary FIle Bundle is an eZ Platform bundle that provides a field type that reimplements ezbinaryfile field type.
-
Updated
Sep 11, 2023 - PHP
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes contro…
-
Updated
Jul 21, 2020 - Coq
Massively Parallel Simulator of Optical Coherence Tomography (OCT-MPS)
-
Updated
Mar 18, 2018 - Cuda
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
Updated
Sep 8, 2024 - Python
Improve this page
Add a description, image, and links to the netgen topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the netgen topic, visit your repo's landing page and select "manage topics."