Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7 #78520

Merged
merged 1 commit into from
Sep 23, 2024
Merged

drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7 #78520

merged 1 commit into from
Sep 23, 2024

Commits on Sep 18, 2024

  1. drivers: i3c: cadence: fix tx_fifo width for target mode on REV_ID 1.7 

    Cadence I3C target FIFO width has been increased to 4 bytes in i3c
hardware REV_ID 1.7. Writing 1 byte to 4 byte FIFOs can cause
unintentional padding for bytes written from TX threshold interrupt
handler. Fixed the target callback to handle tx width of i3c target
writes to FIFO, by using run time rev_id check.

Signed-off-by: Naveen Gangadharan <naveeng1001@meta.com>
    @naveeng1001
    naveeng1001 committed Sep 18, 2024
    Configuration menu
    Copy the full SHA
    2edecaf View commit details
    Browse the repository at this point in the history