Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Remove the SystemVerilog plugin #546

Merged
merged 2 commits into from
Sep 7, 2023
Merged

Remove the SystemVerilog plugin #546

merged 2 commits into from
Sep 7, 2023

Conversation

kbieganski
Copy link
Collaborator

The plugin has been moved to https://github.com/chipsalliance/systemverilog-plugin

Should be merged after #545

Signed-off-by: Krzysztof Bieganski <kbieganski@antmicro.com>
Signed-off-by: Krzysztof Bieganski <kbieganski@antmicro.com>
@kbieganski kbieganski requested a review from hzeller September 7, 2023 08:16
@kbieganski kbieganski marked this pull request as ready for review September 7, 2023 08:16
Copy link
Collaborator

@hzeller hzeller left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants